










J1
CONN-DEC-DUAL-AB
jh:dec-conn-dual-AB-ht-pins-only



BDAL<21:18> only on Q22 backplanes



INTR and DMA signals are elongated in the CPLD:
LEDs show "slow" signals (prefix "_SLOW"). Logic analyzer sees fast signals (no prefix).



www.retrocmp.com/tools/qprobe
j_hoppe@-online.de

Joerg Hoppe

Sheet: /
File: qprobe.sch

Title: QProbe – DEC QBUS diagnostic adapter and terminator

Size: A4 Date: 2020-06-21

KiCad E.D.A. kicad (5.1.6)-1

Rev:
Id: 1/6

CPLD1 LEDs:
 11x ADR<10:00>
 11x DAT<10:00>
 => 11 per I/O Bank

".." signal prefix = signal generated by CPLD

CPLD2 LEDs:
 11x ADR<21:11>
 5x DAT<15:11>
 8x SLOW_IRQ4,5,6,7,IAK,DMR,DMG,SACK
 => 12 per I/O Bank


LED driver current limits:

Application Note AN286: "MAX II EPM240 as LED driver"
 LED 10mA max.

a) EPM240: 25mA per pin -> OK


b) Total load:
 Source per "VCCIO group": 170 mA
 Sink per "GNDIO group": 130 mA
 6 VCCIO pins => 6*130 = 0.78 A ?
 Not clear how pins are assigned to "GNDIO regions".
 => assume 130mA per IO BANK, or a bit more.

To drive by CPLD (others driven by 74LVC245):
 ADR<21..00>, DAT<15..0>, 8x INTR/DMA => 46 LEDs
 => 460mA = 4 Banks with 115mA => 2 CPLDs needed.




Pins adjacent to PWR/GND:
 8
 12
 14
 30
 33
 44
 47
 58
 61
 62
 64
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 95
 96



BS7,DIN,DOUT,RPLY routed in to CPLD for reserve



JTAG chain:
 TDI1-PLD1-DO1 -> TDI2-CPLD2-TDO2



In CPLD enable "weak pull up resistors" on pin (range 50k-100k)



www.retrocmp.com/tools/qprobe

j_hoppe@-online.de

Joerg Hoppe

Sheet: /cpld1+2/

File: cpld1+2.sch

Title: QProbe - DEC QBUS diagnostic adapter and terminator




Size: A4 Date: 2020-06-21

KiCad E.D.A. kicad (5.1.6)-1

Rev:

Id: 2/6




All input except POK and DCOK inverted. "L" signal prefix = LED signal generated by CPLD



LED current:
must be < 10mA.
74LCV245 can drive max 5 LEDs à 10mA.
CPLD driving limit:
Test at 3.4V
Reichelt LED 3MM RT: R=150, I=8.7 mA
Reichelt LED 3MM GE RT: R=150, I=9.3 mA
Reichelt LED 3MM GN RT: R=150, I=8.8 mA










Power calculation (1500hm)

$P_{single} = I^2 \cdot R = 0.0087^2 \cdot 150 = 11mW$
 $P_{pack} = 4 \cdot P_{single} = 44mW$
Prated (70°) = "1/16W" = 62mW => OK



LED current:
Test at 5.1V, Reichelt LED 3MM RT:
R=330, I=9.4mA
R=360, I=8.5mA

Test at 12V, Reichelt LED 3MM RT:
R=1.0k, I=10.0mA
R=1.2k, I=8.5mA
 $P = I^2 R = 0.0085^2 \cdot 1200 = 86mW$
 $P_{max} (case 0805) = 125mW$



www.retrocmp.com/tools/qprobe

j_hoppe@-online.de

Joerg Hoppe

Sheet: /leds/

File: leds.sch

Title: QProbe – DEC QBUS diagnostic adapter and terminator

Size: A4 Date: 2020-06-21








KiCad E.D.A. kicad (5.1.6)-1

Rev:


Id: 3/6

Inline terminators before LA probes
inhibit signal reflection & bounce.
82 ohm for 50cm Zeroplus flat cable

All signals inverted, except POK and DCOK.
DATA shows DAL, ADR latched by CPLD.





- LA Probes:
- A: fix DAL 07:00
 - B: fix DAL 15:08
 - C: fix SYNC,BS7, DAL21:16 or ADDR 21:16 demuxed
 - D: pluggable, patch panel, jumpers to ADDR 15:08
 - E: pluggable, patch panel, jumpers to ADDR 07:00
 - F: pluggable, patch panel, jumpers to WTBT,DIN,DOUT,REPLY,REF
 - G: pluggable, patch panel
 - H: pluggable, patch panel



LA bread board connectors same visible order as LEDs

ATTENTION:
Some LED signals (IRQ, GRANT, ...) are slowed for human eye.
Logic Analyzer interface connects "fast" signals.



www.retrocmp.com/tools/qprobe
j_hoppe@-online.de

Joerg Hoppe

Sheet: /la/
File: la.sch








Title: QProbe – DEC QBUS diagnostic adapter and terminator

Size: A4 Date: 2020-06-21
KiCad E.D.A. kicad (5.1.6)-1

Rev:
Id: 4/6

74LVC245: can drive 50mA => connect only 5 direct driven LEDs

Driven LEDs: (not delayed by CLPLDs): POK, DCOK, WTBT, DIN, DOUT, SYNC, RPLY, REF, BS7, HALT, EVNT



Sheet: /levelshifter/
File: levelshifter.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.6)-1








Date:

Rev:
Id: 5/6

Terminator impedance maybe "open", 120 or 240 Ohm, see <http://web.frainresearch.org:8080/projects/pdp-11/backplanes.php>

"A system with a 240 ohm processor can accommodate up to 20 AC loads, without far end termination.
 A system with a 240 ohm processor can accommodate up to 35 AC loads, with 240 ohm termination on the far end. The far end termination may also be 120 ohms, but this is considered to be less optimal.
 A system with a 120 ohm processor can accommodate up to 35 AC loads, without far end termination.
 A system with a 120 ohm processor can accommodate up to 45 AC loads, with 120 ohm termination on the far end."

120 Ohm (default) with 180/390, see BDV11AA M8012. 220 ohm with 330/680, see LS111/03 M7264.



GRANT continuity forwarded



www.retrocmp.com/tools/qprobe
 j_hoppe@-online.de
Joerg Hoppe
 Sheet: /terminators/
 File: terminators.sch

Title: QProbe – DEC QBUS diagnostic adapter and terminator

Size: A4	Date: 2020-06-21	Rev:
KiCad E.D.A. kicad (5.1.6)-1		Id: 6/6